Power Module with Series-connected MOSFETs in Flip-chip Configuration
نویسنده
چکیده
Power module design is needed for high system performance and reliability, especially in terms of high efficiency and high power density. Low parasitic impedance and thermal management is desired for the lower power loss and device stress. For power module with high efficiency and improved breakdown voltage, this thesis proposes a novel series-connected power MOSFETs module. Three IRF7832 MOSFETs (30 V breakdown voltage) in series are simulated in a chopper circuit. The drain-source voltage sharing in switching off-mode shows that the devices can share voltage within their breakdown ranges. The switching characteristics are studied, and the switching energy losses without parasitic inductance and with 5 nH parasitic inductances are 203.38 μJ and 316.49 μJ, respectively. The critical parasitic inductance is the one connecting the source of the upper MOSFET and the drain of the middle MOSFET. The switching energy loss due to critical parasitic inductance is about 44.4% of the total switching energy loss. The layout is designed for the double-substrates directbond module and wire-bonded module using direct-bond-copper (DBC) substrate. Based on layout dimensions and packaging materials, the packaging module’s parasitic parameters are obtained using Ansoft® Q3D extractor. Using parasitic inductance values from simulation, the switching energy losses of direct-bond module and wire-bonded module are 296.18 μJ and 238.99 μJ, respectively. Thermal management is then studied using Ansoft® ePhysics. The MOSFET junction-to-air thermal resistances of the double-substrate direct-bond module and the single-substrate wire-bonded module are 33C/W and 82C/W, respectively. Hence, by comparing the direct-bond module with a wire-bonded power module, direct-bond module shows lower parasitic impedances and better thermal management.
منابع مشابه
An Investigation of Temperature Effects on Solar Photovoltaic Cells and Modules
The solar photovoltaic (PV) systems are facing serious problems due to unavoidable losses in their system, leads to more devation of output power from the input power level. This effect is known as a mismatch effect and is available in PV systems. Many losses are encountered in PV system and it is difficult to minimize such losses. In this paper, the influence of thermal effect on the solar PV ...
متن کاملAn ultra low power wake-up signal decoder for wireless nodes activation in Internet of Things technology
This paper proposes a new structure for digital address decoders based on flip-flops with application in wake-up signal generators of wireless networks nodes. Such nodes equipped with this device can be utilized in Internet of Things applications where the nodes are dependent on environment energy harvesting to survive for a long time. Different parts in these wireless nodes should have an e...
متن کاملReliability Measures Improvement and Sensitivity Analysis of a Coal Handling Unit for Thermal Power Plant
The present paper investigates the reliability and sensitivity analysis of a coal handling unit of a thermal power plant using a probabilistic approach. Coal handling unit is the main block of a thermal power plant and it is necessary for a good function of a power plant that its power supply, which is dealt in coal handling unit, must function continuously without any obstacle. The configurati...
متن کاملUniserial modules of generalized power series
Let R be a ring, M a right R-module and (S,≤) a strictly ordered monoid. In this paper we will show that if (S,≤) is a strictly ordered monoid satisfying the condition that 0 ≤ s for all s ∈ S, then the module [[MS,≤]] of generalized power series is a uniserial right [[RS,≤]] ]]-module if and only if M is a simple right R-module and S is a chain monoid.
متن کاملDynamic and Leakage Power Optimization Using Low Power Design Methodology - Gate Level Power Optimization for Implementation of 2-d Mesh Network-on-chip Router
Network-on-Chip (NoC) has been proposed as a solution for addressing the design challenges of future nanoscale architecture. This paper contribute in the enhancement of NOC architecture, a switch/router size 4x4 of 2-D mesh topology is targeted, the scheduler under consideration and Input module with efficient buffer to store the data packet while waiting for the scheduling are optimized at arc...
متن کامل